TMS320VC5409PGE100

TMS320VC5409PGE100, digital signal processor (DSP), DIP, 4V, Texas Instruments

Rated 5 Rating 5 | reviews | Write a review

Price:: US $8.10~10.20 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $8.10~10.20

PartNumber:: TMS320VC5409PGE100

Brand:: Texas Instruments - TI | Pack: DIP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Melody's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-08-19

From Other Seller

Part Number:TMS320VC5409PGE100
US $8.10 - 10.20
EKXG401ELL6R8MJ16S

US $5.00 - 5.00 / Piece
(0) Remove
AT24C02BN-SH-T

US $0.08 - 0.15 / Piece
(0) Remove
Quantity:

piece

Product Summary

The TMS320VC5409PGE100 is a fixed-point, digital signal processor (DSP) (hereafter referred to as the 5402 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of the TMS320VC5409PGE100 is a highly specialized instruction set.

Parametrics

TMS320VC5409PGE100 absolute maximum ratings: (1)Supply voltage I/O range, DVDD: -0.3 V to 4.0 V; (2)Supply voltage core range, CVDD: -0.3 V to 2.4 V; (3)Input voltage range, VI: -0.3 V to 4.5 V; (4)Output voltage range, VO: -0.3 V to 4.5 V; (5)Operating case temperature range, TC: -40℃ to 100℃; (6)Storage temperature range, Tstg: -55℃ to 150℃.

Features

TMS320VC5409PGE100 features: (1)Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus; (2)4K x 16-Bit On-Chip ROM; (3)16K x 16-Bit Dual-Access On-Chip RAM; (4)Single-Instruction-Repeat and Block-Repeat Operations for Program Code; (5)Block-Memory-Move Instructions for Efficient Program and Data Management; (6)Instructions With a 32-Bit Long Word Operand; (7)Instructions With Two- or Three-Operand Reads; (8)Arithmetic Instructions With Parallel Store and Parallel Load; (9)Conditional Store Instructions; (10)Fast Return From Interrupt; (11)CLKOUT Off Control to Disable CLKOUT.